

Pointer: 1	3	4	4	4	4	4	4	5	5	6	6	6	7	7	8	8	9	1	9	1													
1. $h = 23$	2. $h = 3$	2. $h = 1$	3. $h = 1$	4. $h = 1$	5. $h = 1$	6. $h = 1$	7. 2×2	8. 2×2	9. $h = 1$	10. 2×2	11. $h = 1$	12. 2×2	13. 3×3	14. $h = 1$	15. 2×2	16. 2×2	17. 2×2	18. 2×2	19. 2×2	11. 2×2 </td													

Strings	size = string length + $1_{x,y_0}$.
Ends with '0' \Rightarrow asxi of 0.	
char str 13 = "abc";	= char str 13 = { $[a', b', c', b']$
g stdin	
fgets (str, size, f:le)	scant ("16s", str)
reads up to size or newline	until white space
$\sqrt{e a + v_0 }$	q should change to 10

mpari son

\sqrt{MIPS}

Register

Memory

Data

Register

 ϵ

n-bit data Bus

control lines

 \mathbf{I}

$$
300 \times 10^{-27} \text{ sizes}
$$
\nWork v| most combined information type

\n
$$
\frac{1}{10000}
$$
\nmost operands

addressable locations

Control & Datapath

- 1. Fetch
- -get instruction from memory - get address from PC register
- 2. Decode
- find which operation
- 3. Operand fetch
- get operands needed for operation
- 4. Execute
- 5. Write back
	- store results in register

0: no register write

1: write to register

|ALUSrc|

 \mathbf{o} $\sqrt{2}$

 $0:$ Operand 2 = RDZ 1: Operand 2 = SignExt (inst [15:0]) \in Rw)sw

Mem Read)

O: no memory read

1: memory read using Address (ALU result)

Memwri fe

O: no memory write $1:$ mem [Address] \Leftarrow write data (RD2)

MentoReg λ

1: WD = memory read data

0: WD = ALM result

 $PCSrc/Binach$ $\leftarrow p(Src = Sronch + 1)$

$$
0 : next PL =
$$

1 & is Zero : PC +4 + SignErt $\left($ inst $[s:0]$ $\right)$ << 2

0000 AND OR 0001

 $PC + 4$

```
A<sub>D</sub>O
0010
```
 $\rightarrow A - B = A + (-B)$ SUB 0110 = A + \sim B + 1
= A + \sim B + 1
 ϵ in **SLT**

 $A = \n\begin{array}{ccc}\n1 & 0 & 0 \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 & 0 & \\
1 &$

A
$$
+
$$

A $+$
B $+$
C $+$
D $+$
Q $$

⋽ B 11 is undefined B_{invert}

DC read during first half of clock period & updated at rising clock edge

Boolean Algebra

 $F = m1 + m2 = g m(1, z) = g m(1-z)$ $G = Mo + M4 = TM (0,4)$

Em and TIM can convert with De Morgan's

Gate symbols\n
$$
\begin{array}{cccc}\n\text{Symbol set 1} & \text{Symbol set 2} \\
\text{AND} & \text{a} & \text{B}} \\
\text{AND} & \text{b} & \text{a} & \text{B}} \\
\text{AND} & \text{b} & \text{a} & \text{a} \\
\text{D} & \text{a} & \text{b} & \text{a} \\
\end{array}
$$
\n
$$
\begin{array}{cccc}\n\text{OR} & \text{a} & \text{a} & \text{a} \\
\text{NOT} & \text{a} & \text{b} & \text{a} \\
\end{array}
$$
\n
$$
\begin{array}{cccc}\n\text{NAND} & \text{a} & \text{b} & \text{a} & \text{a} \\
\end{array}
$$
\n
$$
\begin{array}{cccc}\n\text{NAND} & \text{a} & \text{b} & \text{a} & \text{b} & \text{a} \\
\end{array}
$$
\n
$$
\begin{array}{cccc}\n\text{NAND} & \text{a} & \text{b} & \text{b} & \text{b} & \text{b} & \text{c} \\
\end{array}
$$
\n
$$
\begin{array}{cccc}\n\text{NAND} & \text{a} & \text{b} & \text{b} & \text{b} & \text{c} \\
\end{array}
$$
\n
$$
\begin{array}{cccc}\n\text{NOR} & \text{a} & \text{b} & \text{b} & \text{b} & \text{c} \\
\end{array}
$$
\n
$$
\begin{array}{cccc}\n\text{NOR} & \text{a} & \text{b} & \text{b} & \text{c} \\
\end{array}
$$
\n
$$
\begin{array}{cccc}\n\text{NOR} & \text{a} & \text{b} & \text{b} & \text{c} \\
\end{array}
$$
\n
$$
\begin{array}{cccc}\n\text{NOR} & \text{a} & \text{b} & \text{c} \\
\end{array}
$$
\n
$$
\begin{array}{
$$

B AND OR AGR NAND NOR A \circ $\ddot{}$ \bullet \bullet \bullet \mathbf{I} $\ddot{}$ $\overline{1}$ 0 $\vert \cdot \vert \circ \vert$ \mathbf{u} $\ddot{}$ \mathbf{L} $\begin{array}{c|c|c|c|c} \hline \end{array}$ $\begin{array}{c|c|c} \circ \end{array}$ \bullet $\mathbf{1}$ \bullet $\bar{1}$ \overline{a}

fan - in: number of inputs of a gate

* assume complemented literals

Ľ

don't exist unless stated for cs2100

\n $x + \sum_{y} x + \sum_{z} y - x$ \n	\n $x + \sum_{y} x + \sum_{z} y - x$ \n		
\n $x + \sum_{y} x - x$ \n	\n $x + \sum_{z} x - x$ \n		
\n $x + \sum_{y} x - x$ \n	\n $x + \sum_{z} x - x$ \n		
\n $x + \sum_{y} x - x$ \n	\n $x + \sum_{z} x - x$ \n		
\n $x + \sum_{z} x - x$ \n	\n $x + \sum_{z} x - x$ \n		
\n $x + \sum_{z} x - x$ \n	\n $x + \sum_{z} x - x$ \n		
\n $x + \sum_{z} x - x$ \n	\n $x + \sum_{z} x - x$ \n		
\n $x + \sum_{z} x - x$ \n	\n $x + \sum_{z} x - x$ \n		
\n $x + \sum_{z} x - x$ \n	\n $x + \sum_{z} x - x$ \n		
\n $x + \sum_{z} x - x$ \n	\n $x + \sum_{z} x - x$ \n	\n $x + \sum_{z} x - x$ \n	
\n $x + \sum_{z} x - x$ \n	\n $x + \sum_{z} x - x$ \n	\n $x + \sum_{z} x - x$ \n	\n $x + \sum_{z} x - x$ \n
\n $x + \sum_{z} x - x$ \n	\n $x + \sum_{z} x - x$ \n	\n $x + \sum_{z} x - x$ \n	\n $x + \sum_{z} x - x$ \n

SOP can easily be implemented with:

1) 2-level AND-OR circuit

2) 2-level NAND circuit

T
invertor not considered

e.g. $F = A \cdot B + C' \cdot D + E$

AND-OR to NAND

Programming Language Avray (PLA)

- may not be able to implement every mapping

Read Only Memory (ROM) $-Similax$ to PLA - fully decoded : able to implement any mappings

POS can easily be implemented with:

- 1) 2-level OR-AND circuit
- dinivis 2) 2-level NOR

→ does NOT need to cover all Is

Quine - McCluskey

- similar to K-map but not limited to ~6 variables

$S+eps$:

- 1. list out all minterms in groups with same number of Is
- 2. Combine codes that differ by 1 bit into bigger group, write combined with "-"
- 3. Repeat step 2 and continue combining

Answer = EPIs + remaining ticks

Combinational Circuit

- Each untput depends entirely on the immediate inputs \Rightarrow like mathematical functions \Rightarrow no internal state
- To analyse:
- after gates/blocks 1. Label inputs/outputs
- 2. Obtain functions of intermediate points & outputs
- 3. Draw truth table xx
- 4. Deduce/guess functionality

$$
C = X \cdot Y + (x \cdot Y) \cdot Z
$$

군

- with logic gates OR , AND, NOT, XOR, ... - analyse w/ K-map or

```
Block - level Design
```
- with functional blocks - using simpler blocks to build complex blocks
- truth table to get SOP $(g \sim g)$ $+_{o}$ \sim d $(i$ rcut
	- find common patterns & intermediate states

gate-level too complicated to analyse →2⁹ possible inputs

Circuit Delays

$$
t_{0} = \frac{1}{2}
$$
\n
$$
t_{1} = \frac{1}{2}
$$
\n
$$
t_{2} = \frac{1}{2}
$$
\n
$$
t_{3} = \frac{1}{2}
$$
\n
$$
t_{4} = \frac{1}{2}
$$
\n
$$
t_{5} = \frac{1}{2}
$$
\n
$$
t_{6} = \frac{1}{2}
$$
\n
$$
t_{7} = \frac{1}{2}
$$
\n
$$
t_{8} = \frac{1}{2}
$$
\n
$$
t_{9} = \frac{1}{2}
$$
\n
$$
t_{10} = \frac{1}{2}
$$
\n
$$
t_{11} = \frac{1}{2}
$$
\n
$$
t_{12} = \frac{1}{2}
$$
\n
$$
t_{13} = \frac{1}{2}
$$
\n
$$
t_{14} = \frac{1}{2}
$$
\n
$$
t_{15} = \frac{1}{2}
$$
\n
$$
t_{16} = \frac{1}{2}
$$
\n
$$
t_{17} = \frac{1}{2}
$$
\n
$$
t_{18} = \frac{1}{2}
$$
\n
$$
t_{19} = \frac{1}{2}
$$
\n
$$
t_{10} = \frac{1}{2}
$$
\n
$$
t_{11} = \frac{1}{2}
$$
\n
$$
t_{10} = \frac{1}{2}
$$
\n
$$
t_{11} = \frac{1}{2}
$$
\n
$$
t_{12} = \frac{1}{2}
$$
\n
$$
t_{13} = \frac{1}{2}
$$
\n
$$
t_{14} = \frac{1}{2}
$$
\n
$$
t_{15} = \frac{1}{2}
$$
\n
$$
t_{16} = \frac{1}{2}
$$
\n
$$
t_{18} = \frac{1}{2}
$$
\n
$$
t_{19} = \frac{1}{2}
$$
\n
$$
t_{10} = \frac{1}{2}
$$
\n
$$
t_{11} = \frac{1}{2}
$$
\n
$$
t_{12} = \frac{1}{2}
$$
\n
$$
t_{13} = \frac{1}{2}
$$
\n<math display="block</math>

I have to wait for all inputs to be stable

medium-scale integrations

MSI Components

- An integrated chip (IC) is a set of electonics on one small flat piece/chip of semiconductor material. - Scale of integration: # of components fitted on a standard IC chip

n:m Decoder or n x m or n-to-m n : And input bits $m:$ A of possible ontputs $\left\lceil m \leq 2^{n} \right\rceil$ \Leftarrow usually, $m=2^{n}$ -> input order matters (not always but sometimes)

 $active - high$ (normal onlent)
 \Rightarrow 1 if true active-low (negated output) \Rightarrow 0 if true

74138 (3:8 decoder) 2 very common $\Rightarrow 61:1, 62A:0, 628:0$ to enable

nactive-low output

can build (n+1): 2ⁿ⁺¹ decoder with 2 n:2ⁿ decoders

m:n Encoders \rightarrow converse of decoders

Sonly I in put bit is high

(or in the case of priority encoders, highest priority is chosen) (all 0 is invalid!) $m : Ad$ input bits $\left[m \leq 2^{n}\right]$ n: A of outputs

 $8:3$ encoder

 $1:2^{h}$ Demultiplexer | or demux

I take input & a set of selection lines

I directs input to one of the output lines

I identical circuit as decoder with enable

 $2ⁿ$:1 Multiplexer or mux or data selector > many inputs & a set of selection lines S chooses one of the inputs as output

output = $I_0 \cdot m_0 + I_1 \cdot m_1 + \cdots + I_{n-1} \cdot m_{n-1}$

3 use n: 2" decoder & AND with the input bits (as above)

 $74151A - 8 - 10 - 1$ mux 30-enabled (strobe = enable) > both active-high & active-low

S group by common term in truth table

 s, s, \vert \vert S_z $\overline{\mathbf{1}_\bullet}$ $\overline{\circ}$ $\overline{\cdot}$ $0 \leq |I_1|$ $\begin{array}{c} 1 & 0 \\ 1 & 1 \end{array}$ $\begin{array}{c} 1 \\ 1 \\ 1 \end{array}$ $\ddot{}$ \mathbf{r} $0⁰$ $\mathbf{I}_{\mathbf{q}}$ \mathbf{I} \pmb{o} $\overline{\mathbf{A}}$ $\mathbf{L}_{\mathbf{b}}$ $\left| \cdot \right|$ \mathbf{I} 1^{12} \mathbf{r} \int put I if it is a minker of the function to implement else O SOP function & variables = select

 \mathcal{L}

BUT we can do BETTER! Suse 2ⁿ⁻¹: I mux is sufficient $\Delta = 4.72 \pm 0.1$ \mathbf{r}

Sequential Circuit

> has internal state/memory

 $\mathbb{1}$ -bit data

memory element: device that remembers a value indefinitely, or change value on command from inputs

 $Q(t)$ or Q : current state $Q(t+1)$ or Q^{\dagger} : next state

pulse - triggered - latches $0N$ =1, $0FF = 0$

edge-triggered fli_p - fli_p s - positive edge-triggered: ON = rising edge, OFF = other time -negative edge-triggered: ON=falling edge, OFF = other time

 $\mathfrak l$ \circ Resel When $EN=1$, $Q^{\dagger} = D$ Se i \mathbf{I} \mathbf{I} \mathbf{L} No change \circ \mathbf{x} O f
if non-gated, D latch pretty useless

 \mathcal{D}

EN.

 \bullet

- t _dalmost instant
— d
— L
- * use edge : period of time is very short compared to period of high/low * choosing positive or negative edge-triggered is arbitrary
- * flip-flops below are positive edge-triggered

build T flip-flop using J-K flip-flop

Asynchronous Inputs

\mathcal{L}		
	PRE (preset) = active, ω is immediately set to 1	f ignores clock
	CLR (clear) = active, a is immediately set to 0	

flip-flop works normally when PRE = CLR = not active R can use to initialise flip-flop

build D flip-flop using S-R flip-flop

- > if PRE = CLR = active, invalid input!
- * active-high: active = 1
- $*$ active low: active = 0

State Table

 \overline{m} flip-flops + n inputs \rightarrow 2^{mtn} rows

State Diagram

 $\lim_{x \to 0^+} \frac{1}{x}$ input /output
arrow \Rightarrow transition (with a label of I/\circ)

- m flip-flops \Rightarrow \leq 2^m states
- circuit output functions

 $\rightarrow y$: \cdots

 $-$ flip-flop input functions

 $+$ $\frac{1}{2}$ and $\frac{1}{2$

 A^{\dagger} = \cdots

Start from circuit diagram, obtain state table or state diagram

if unnsed states, "x" for everything

draw K-map/truth table to get boolean functions

Sink: once the circuit enters this state, never exits

 $\frac{1}{2}$
sink (does NOT have to be unused)

Self-correcting circuit: if circuit (somehow) enters an unused state,

* draw slash even if only input/output present

data consists of n lines (for n-bit words)

data input lines carry data to be written

data output lines carry data to be read

RAM): Random Access Memory

select

Þ

output

- use flip-flops as memory cells

address consists of k lines

Static RAM

control line read/write specifies direction of transfer

4x3 RAM $\frac{1}{\sqrt{BC}}$ $\frac{1}{\sqrt{c}}$ Address \sqrt{BC} $2*4$ \int_{BC} $\frac{1}{\sqrt{BC}}$ \int BC selects by word

> keep combining blocks of RAM to make BIGGER blocks of RAM

 $-$ set read/write = 1

transfer data to be written

set read *Jurite* = 0

 $4k \times 8$: 4096 bits (2^n address) $2M \times 32$: 2^2 address, 32 bit word size Ruse SIZK x 8 memory chips 2^{2^1} : 2^{2^1} > 2 million

limited by:

- slowest pipelining stage WB : write back
- stall for dependencies

Pipelined Implementation

- one cycle per pipeline stage

- data required for each stage needs to be stored separately because previous component might be used for something else already

Data used by subsequent instructions are stored in programmer-visible state elements : pc, register file, memory

* need to " pass " write register along the pipeline registers

propagate control signal until utilised

 $IF:$ instruction fetch sources the simultaneous ID: instruction decode & register file read Ex : execute/address calculation memory access

$\left| \text{Single-type}-\text{cycle} \right|$ Implementation

- update all state elements at the end of clock cycle (PC, register file, data memory)

- every instruction takes up I cycle
- cycle length based on slowest instruction

 \mathcal{L}_{y} cle time: $\mathcal{C}T_{seq}$ = max $\left(\mathcal{E}_{k=1}^{N}T_{k}\right)$ \leftarrow bounded by slowest instruction For j instructions: Time
sea, $=$ $j \times CT_{seq}$

For j instructions: $j + N - 1$ cycles \Leftarrow after first, each additional only adds | more Time pipeline = $(i + N - 1) \times C$ Tpipeline

Ideal case Speedup = Timeseque \therefore ratio assumptions - every stage take equal time $\mathbf{a} \times \mathbf{S}^{\mathsf{N}}_{\mathsf{k} \mathsf{m}}$ T_k - no overhead, $T_d = 0$ $=\frac{1}{(i+1) \times (max(T_{k}) + T_{d})}$ $j > N$ $J x N x$.
1. 1.

N: number of pipeline stages

- to branch or not

$$
z = \frac{1}{(3+1)^{k} \pi_1} \approx \pi_1
$$

$$
\approx \frac{3 \times 1 \times \pi_1}{3 \times \pi_1} \approx 3
$$

$$
z = N_{\frac{16}{36}}
$$

 $55M$

Pipeline Hazards Structural hazard - simultaneons usage of hardware instruction Data hazard / dependency dependencies - read /write data in same register Control hazard/dependency

Read-After-Write (RAW) aka true data dependency add \$1, \$2, \$3 s ¹ $\frac{1}{2}$ $\frac{$

Sola: Forward the data to next instructions Bypass data read from register file

WAR and WAW also exist but do not cause problems unless executed out of order

 \mathcal{L}_y cle time: $\mathcal{C}T_{multi} = max(T_k)$ \longleftarrow bounded by slowest stage For j instructions: Time multi = $\frac{1}{2}$ x average CPI x CT multi

1 Stall / delay pipeline

- (2) Separate Data and Instruction memory
- 3) Split register cycle into half

- write then read

[←] : conditional branching

Control Dependency * can use all these methods in conjunction

- Control Dependence
- Control Dependence
- Waiting fo ① Stall pipeline
	- waiting for branch autcome wastes 3 clock cycles [nextinstvuction starts after <u>mem</u> of beq/bne]
	- branching happens very often so, not acceptable (BAD!)

magnitude ② comparator early branch resolution ③ branch prediction

- ← more computation of is Zero? earlier [ID stage instead of MEM] - reduced from 3 to 1 cycle delay - - flush successor instructions from pipeline
- but if registev modified previously, still need to stall (RAW problem) (if branch) → terminate immediately

- ④ delayed branching (software/compiler solution) ⑤ Multiple Issue Processor - shift order of execution -
	- compute some non -control dependent instruction (known as branch - delay slot) compiler L_{\bullet} for MIPS (w/early branch), I slot $\left\{\begin{array}{ccc} done & by & & \text{Static multiple issue} \end{array}\right.$ § done by

if no suitable instruction, use a NOP (no-op) instruction **comparison and the comparison of the compa** [~] 50% of the time can find Explicitly Parallel Instruction Compiler (EPIC)

* easier with early branch resolution (less branch -

- small but fast memory near CPU hardware managed hardware managed
- large but small memory further away
- - assume not branching & start computing
	-
- ¥⁷ flush happens before anything is written to register/ memory
	-
	-
	- software can optimise dynamic prediction based on previous branches '

← not tested

multiple instructions in each stage

- compiler specifies set of instructions to be executed together
- simple hardware, complex compiler

Very Long Instruction Word (VLIW) - IA64

dynamic static issue

- hardware decides
- complex hardware , simple compiler

superscalar processor — most modern processors

simple /naive way

g

- $\frac{w}{0}$ forwarding & ID stage
 $\frac{w}{0}$ RAW \Rightarrow +2
- $\circled{2}$ RAW at beg \Rightarrow +2
- 3 ofter beg > +1 ID EX WEW NB $\overline{\text{Tr}}$
- \bigoplus $\ell \rightsquigarrow \rightarrow +2$
- (6) $\int w$ then branch $\rightarrow +2$
- w/ forwarding & MEM stage θ RAW \rightarrow +0 (2) RAW at beg \rightarrow +0 IF ID EX MEM \sim **Lea** θ after beg > +3 ω $\omega \rightarrow +1$ $\lceil \frac{1}{\kappa} \rceil \ln \lceil \frac{1}{\kappa} \rceil \ln \lceil \frac{1}{\kappa} \rceil \ln \lceil \frac{1}{\kappa} \rceil$ $\frac{1}{8}$ EX $\sqrt{m_{em} \omega_{B}}$ $\frac{1}{\pi}$ $\overline{16}$ \odot ℓ ω then branch \rightarrow +1 $\frac{1}{10}$ $\frac{1}{2}$ $\frac{1}{2}$ **IF** beq, \sim
- w forwarding & ID stage $RAW \rightarrow +0$ \hat{a}

- (3) after beg $\rightarrow +1$
- θ $\mu \rightarrow +1$
- (6) $\int w$ then branch $\rightarrow +2$
- \$ RAW can last for multiple instruction (w/o forwarding)

branch prediction θ if correct, after beg \Rightarrow +0 3 if wrong, same as no branch prediction

¥ |[ache] [←] uses fast SRAM (usually) * also usable for instruction memory keep the frequently and recently used data in smaller but faster memory ! Principle of locality : Program accesses only ^a En of the memory address space within ^a

- use extra bit (dirty bit) to store if ^a write occurred
	- Sonly write to main memory if dirty == TRUE

0 8 4 12 removed f access ¹⁶ ¥

:&; ⁸ ⁴ ¹² ¹⁶

